NI LabVIEW 8.5.1 FPGA Module Readme
January 2008
ni.com/support
This file contains important last-minute information about the LabVIEW 8.5.1 FPGA Module.
Supported Platforms
The LabVIEW 8.5.1 FPGA Module supports the following platforms:
- Windows 2000 Professional (Service Packs 2, 3, and 4)
- Windows XP Professional (Service Packs 1 and 2)
- Windows Vista Business. However, the Xilinx tools do not officially
support Windows Vista. National Instruments obtained permission from
Xilinx to allow LabVIEW FPGA Module customers to use the tools on
Windows Vista, with the disclaimer that Xilinx will not be able to fix
any bugs found that are specific to the Windows Vista OS. National
Instruments tested the Xilinx tools, as they are used by the LabVIEW
FPGA Module, and did not find any issues related to Windows Vista. If
you encounter problems with the Xilinx tools specific to Windows Vista,
you might be required to compile using Windows XP or Windows 2000.
National Instruments will not be liable for any problems or issues
related to the use of Xilinx tools with Windows Vista.
Installation
You must install LabVIEW 8.5.1 before you install the FPGA Module 8.5.1. Refer to the LabVIEW FPGA Module Release and Upgrade Notes for more information about installation instructions. The LabVIEW FPGA Module Release and Upgrade Notes
is included as a booklet with the kit. You also can access this
document directly from the installation CD or after installation by
selecting Help»Search the LabVIEW Help in LabVIEW and navigating to the FPGA Module»FPGA Module Related Documentation topic on the Contents tab.
The following sections describe known issues at the time of the FPGA Module 8.5.1 release. Refer to the Knowledge Base at ni.com for the most recent information about known issues.
Installation Issues
Issues with Importing FPGA Module 1.x Files
General Issues
Host VI Issues
Documentation Issues
- TCP must be installed—Most Windows installations
have TCP installed. The LabVIEW FPGA Module communicates with the
LabVIEW FPGA Compile Server through TCP. If TCP is not installed,
LabVIEW returns the Error Contacting Server message when it attempts to contact the LabVIEW FPGA Compile Server. Refer to the Knowledge Base for more information about manually installing TCP support.
- Incorrect mutation—You must install LabVIEW 8.5.1
and then the FPGA Module 8.5.1 before you mass compile existing VIs. If
you mass compile existing VIs before you install the FPGA Module 8.5.1,
the following VIs might have mutation issues: Sine Wave Generator,
Discrete Delay, Quantizer, Saturation Add, Saturation Subtract,
Saturation Multiply, Look-Up Table 1D, Analog Period Measurement,
Butterworth Filter, FIFO Read, FIFO Write, HDL Interface Node, Open
FPGA VI Reference, Read/Write Control, Call VI, Close FPGA VI
Reference, Invoke Method, Up Cast, FPGA I/O Method Node, and FPGA I/O
Property Node.
- Import utility changes the size of FPGA FIFOs that use block RAM—The import utility causes the FPGA FIFOs using block memory to change size. Right-click the FPGA FIFO in the Project Explorer window and select Properties from the shortcut menu to view the newly configured depth of the FIFO.
- Imported host VI broken—The host VI might import improperly to LabVIEW 8.5.1 if any of the following conditions apply: you use constants for the HW Exec Ref parameter on the block diagram, you use Call By Reference Nodes that pass the HW Exec Ref parameter, or you use strict type definitions of the HW Exec Ref parameter with property nodes to get or set their value. Open the host VI and manually replace all instances of the HW Exec Ref that are broken with the new HW Exec Ref from the Open FPGA VI Reference function.
- Imported FPGA VI broken—The FPGA VI might import
improperly to LabVIEW 8.5.1 if any of the following conditions apply:
you have multiple aliases pointing to the same resource or you have
aliases with the same name that point to different resources. Edit the
resources in the Project Explorer window.
- Importing FPGA Module 1.0 VIs broken due to missing flag for Autopreallocate arrays and strings—An
FPGA VI created with the FPGA Module 1.0 might be broken after
importing the VI to LabVIEW 8.5.1. Make sure that a checkmark appears
in the Autopreallocate arrays and strings checkbox. You can find the checkbox by navigating to the Execution category of the VI Properties dialog box for the FPGA VI.
- Import utility replaces Abort method with Reset method—A host VI created with the FPGA module 1.x
might have used the Abort method with an Invoke Method function or as
part of the Close FPGA VI Reference. The import utility replaces the
Abort method with the Reset method. The Abort method in the FPGA Module
1.x reset the FPGA VI to default values. The Reset method in
the FPGA Module 8.5.1 resets the FPGA VI to default values. In the FPGA
Module 8.5.1, the Abort method stops the FPGA VI but does not reset the
values to their default values. By replacing the Abort method with the
Reset method, the import utility preserves behavior of your program. No
action on your part is necessary.
- Windows XP Service Pack 2 displays security alert when you launch the LabVIEW FPGA Compile Server—If
you have Windows XP Service Pack 2 installed, a security alert dialog
box appears when you launch the LabVIEW FPGA Compile Server for the
first time. If you select the Keep blocking this program option, the LabVIEW FPGA Compile Server cannot accept incoming connections from a remote computer. Select Unblock this program, despite the security risk to configure your computer to launch the LabVIEW FPGA Compile Server without any changes in server functionality. Refer to the KnowledgeBase for more information about correcting this problem.
- FPGA FIFO reset behavior—When you use an FPGA
target emulator, FPGA FIFOs reset when the VI is stopped and then
started again. When you use an FPGA target with Interactive Front Panel
Communication, FPGA FIFOs do not reset when the FPGA VI is stopped and
then started again. To reset the FIFO, right-click the FPGA target in
the Project Explorer window and select Download
from the shortcut menu. When you control an FPGA VI using Programmatic
FPGA Interface Communication, use the Close FPGA VI Reference function
with the Close and Reset shortcut menu option selected or the Invoke Method with the Reset method selected to reset FPGA FIFOs.
- Multiplying fixed-point data might not meet 40 MHz timing—If
you use the Multiply function with inputs above 32 bits that contain
fixed-point data, the function might not meet 40 MHz timing
requirements. You can place the Multiply function inside a single-cycle
Timed Loop that is configured at a lower clock rate.
- Saving to LabVIEW 8.0—The FPGA Module 8.5.1 does not support saving to LabVIEW 8.0. You can save to LabVIEW 8.2 and then save to LabVIEW 8.0.
- Host VIs with VISA name controls—The Open FPGA VI
Reference function no longer supports VISA name controls. When you open
an existing host VI that uses a VISA name control, the FPGA Module
includes a Concatenate Strings function on the block diagram to allow
the VI to work with the Open FPGA VI Reference function, which requires
an NI-RIO name control. You can remove the Concatenate Strings function
if you change the VISA name control to an NI-RIO name control.
- Opening host VIs that include the FPGA Interface functions take several minutes to open—Host
VIs that contain the FPGA Interface functions might take a long time to
open because the FPGA Interface functions need several support files to
manage the interface with FPGA VIs. The FPGA Interface functions also
verify the status of the FPGA VI when you open the host VI.
- Disable legacy USB support on PXI Embedded Real-Time controllers—You
must disable Legacy USB Support in the BIOS of PXI Embedded Real-Time
controllers when you use the FPGA Interface functions. Specific
controllers affected are the PXI-817x controllers and any
other third-party systems that use the PhoenixBIOS. Failure to disable
Legacy USB Support can result in the Open FPGA VI Reference function
failing to download the FPGA VI without returning an error. Subsequent
reads using the Read/Write Control function return values where all
bits of the data type are set to 1 without an error. National
Instruments also recommends disabling Legacy USB Support when you use
the LabVIEW Real-Time Module to reduce jitter. Disable Legacy USB
support by configuring the BIOS of the controller. Refer to the Configuring RT Target Settings topic in the LabVIEW Help for information about configuring the BIOS.
- Support for 64-bit Windows Vista—The LabVIEW FPGA Module Release and Upgrade Notes
lists only the 32-bit version of Windows Vista as supported. However,
the FPGA Module also supports the 64-bit version of Windows Vista.
- Default for host part of FIFOs—The Transferring Data Between the FPGA and the Host VI topic in the LabVIEW Help
states "If you do not specify the size of the host computer part of the
FIFO in the host VI, the host computer part size defaults to twice the
size of the FPGA part of the FIFO." However, the default is actually
10,000 elements.
Bug Fixes
The following items are the IDs and titles of a subset of issues fixed in the FPGA Module 8.5.1.
| Bug ID | Fixed Issue |
|---|
| 4D4G2K00 | LabVIEW hangs opening FPGA host VI when there is a subVI or typedef listed as missing under Dependencies for the FPGA target. |
| 4DCC5368 | Connecting
FPGA VI reference to Read/Write Control function hangs LabVIEW because
there is not enough memory to complete this operation. |
| 4C08H4P2 | Sine Generator VI output overflows for full-scale sine waves. |
| 4CTM7TJ0 | Placing
FPGA VI using the Wait on Occurrence with Timeout in Ticks function in
a project library file (.lvlib) causes Xilinx to fail compilation with
program map error. |
The following items are the IDs and titles of a subset of issues fixed in the FPGA Module 8.5.
| Bug ID | Fixed Issue |
|---|
| 478E06KQ | Code generation error from memory, FIFO, and FPGA I/O items if item name in Project Explorer window changes case while the VI is out of memory. |
| 496932KQ | FPGA VI needs to be saved every time it is opened. |
| 48GMNK8R | FPGA case structure doesn't work when signed negative numbers or 64-bit numbers are connected to case selector. |
| 47RCEBLJ | Host interface can't read an FPGA indicator that is a typedef in a library. |
| 43J8K1LJ | Interactive mode does not update front panel control as expected. |
| 3X8HQKLJ | Compile fails when HDL Interface Node references a .vhd file that has repetitious library. |
| 3V57R3LJ | Objects with embedded shift registers should allow the user to set an initial value. |
| 3KP5PPTP | Unable to pass occurrence to subVI. |
Copyright
© 2008 National Instruments Corporation. All rights reserved.
Under the copyright laws, this publication may not be
reproduced or transmitted in any form, electronic or mechanical,
including photocopying, recording, storing in an information retrieval
system, or translating, in whole or in part, without the prior written
consent of National Instruments Corporation.
Trademarks
National Instruments, NI, ni.com, and LabVIEW are trademarks of National Instruments Corporation. Refer to the Terms of Use section on ni.com/legal for more information about National Instruments trademarks.
Xilinx® is a registered trademark of Xilinx, Inc.
Other product and company names mentioned herein are trademarks or trade names of their respective companies.
Patents
For patents covering the National Instruments products, refer to the appropriate location: Help»Patents in your software, the patents.txt file on your CD, or ni.com/patents.